您现在的位置是:首页 > 电脑技术查询 > 电脑知识

fs2仿真器

编辑:chaxungu时间:2022-09-28 09:39:59分类:电脑知识


一、firstsiliconsolutions(fs2)公司介绍
  位于美国俄勒冈州lakeoswego的firstsiliconsolutions(fs2)的公司是mipstechnologies全资子公司。fs2公司专门致力于芯片知识产权(ip)、设计服务和针对soc、sopc、fpga、assp和asic器件的编程、测试、调试和嵌入式跟踪片上仪器(oci)的开发工具。
  fs2公司的oci技术可提供深度的、针对soc内部工作的、覆盖整个系统的能见度,是实现成功设计和加速上市的关键。fs2从1999年起就与mipstechnologies及其客户密切合作,针对mips-based(tm)核心,开发尖端的系统除错与程序追踪技术。这项合作关系后来更延伸至pdtrace(tm)(programanddatatrace)芯片内部与外部的追踪系统开发,并应用在mips32(r)4ke(tm)、mips3224k(r)、以及mips3224ke(tm)等系列的处理器核心。
  此外,fs2还推出systemnavigator以协助业者针对系统进行开发与除错,同时fs2亦提供logicnavigator(tm)系列ip方案与相关工具,针对涵盖整个系统的先进处理器总线进行分析作业。


二、产品介绍
1、isa-actel51
in-targetsystemanalyzerfor
actelcore8051™microcontrollercore
isa-actel51专为actel51设计,采用fs2公司独有的on-chipinstrumentation(芯片级在线调试仪;oci)和调试器,通过actel的flashprolite实现目标连接,并具有四个硬件执行断点、无限的软件断点,以及可选的触发器和追踪功能。
fs2产品与actel产品的紧密配合,能让使用fs2之oci工具开发以actelcore8051为基础fpga系统的客户,大幅缩短设计周期和降低开发成本。keilide可与fs2的工具完美结合。
特点:
•支持bankswitching
•可读写全部处理器寄存器,sfrs,programmemory和datamemory
•go,haltprocessorruncontrol
•步执行汇编或c指令
•无限制软断点设置
•可下载binary,intelhex或omf51
•可达4硬件执行断点
•跟踪窗口可以显示汇编、c或混合显示
•在源码窗口中可设置、软硬件断点
2、logicnavigatortmforactelfpgas
logicanalyzeranddebugtoolforactelprogrammablelogic
专为actelfpgas设计,采用fs2公司独有的on-chipinstrumentation(芯片级在线调试仪;oci)和调试器,通过actel的flashprolite实现目标连接,并具有四个硬件执行断点、无限的软件断点,以及可选的触发器和追踪功能。

1、特点:
•基于fs2oci技术跟踪和触发actelfpga的信号分析
•用户可在actelproasic,proasic(plus),mx,sx,和axdevices配置任意节点的逻辑分析
•支持各个级别的触发
•可存储出发条件
•图形化用户界面可通过波形或文本输出
•命令行tcl/tk指令接口
•可配置的跟踪和触发的优化选择
•通过actelflashpro或flashprolite和目标板连接
•oci发生器迅速产生配置oci逻辑块选项并且可以产生实例代码。
•分析达4096个节点
•可达32个可选的外部触发接口
2、systemnavigatorforniosii
systemnavigatorproductsforniosiiembeddedprocessors
专为niosii设计,采用fs2公司独有的on-chipinstrumentation(芯片级在线调试仪;oci)技术的调试器
特点niosii套件snav-niosii-usbprobesnav-niosii-ethprobeisa-niosii/tprobe
执行断点数2444
数据/周期断点2444
跟踪深度16framesunlimitedunlimitedunlimited(on-chip)
128kframes(off-chip)
数据/总线周期跟踪noyesyesyes
性能分析noyesyesyes
跟踪时间标记nononoyes
主机连接方式usb1.1usb2.0usb2.010/100ethernetusb1.1/epp
触发nononoyes
目标连接方式 jtagjtagjtagmictor-38
离线跟踪nononoyes
多核支持noyesyesyes
3、systemnavigatorforamdalchemy™processors
systemnavigatortoolsfor
amdalchemysolutionsau1500™andau1550™processors
支持amd芯片的独特特点,对amdalchemyau1500™和au1550™处理器深度跟踪调试。扩展调试支持windows和linux下的gdb/insight调试。低成本下,优秀的源码级调试。同时也支持图形界面下直观方便的mentorgraphicscode|lab和xraydebuggers以及viosoftembeddedlinuxarriba调试。可通过usb或网口与主机通讯。
特点:
利用oci技术调试
•支持amdalchemyau1500和au1550处理器和开发板,也支持所有mips4k™,4ke™,4ks™,m4k™,5k™,20k™,24k™,and25k™cores
•支持多样的源码级调试环境
•通过sdbbp指令可以无限制设置断点
•单步执行汇编和c代码
•读写全部cpu寄存器
•无论cpu停止或运行都可读写内存
•mips标准的硬件断点(ejtagversion2.51orlater)
•支持flash编程
•控制cpu运行
•通过jtag功能底层调试
•单线汇编和反汇编
•支持tcl./tk脚本语言的命令行接口
•包括mdi调试规范的2进制软件接口
4、systemnavigatorforamdgeode™gxandlxprocessors
支持处理器:
amdgeode™gx466@0.9wprocessor
amdgeode™gx500@1.0wprocessor
amdgeode™gx533@1.1wprocessor
amdgeode™lx700@0.8wprocessor
amdgeode™lx800@0.9wprocessor
amdgeode™lx900@01.5wprocessor
特点:
•在geodegx和geodelx处理器利用on-chipinstrumentation(oci®)调试扩展
•读写cpu寄存器,msrs,内存和i/o
•控制cpu运行
•单步执行汇编指令
•无限的软件断点
•标准的片上跟踪和可选的离片跟踪
•片上跟踪深度达128x64-bit帧
•离片跟踪深度达64kx64-bit帧(可选)
•支持系统管理模式,
•单步通过实模式到保护模式过渡直到监控所有的所有寄存器更新
•支持flash编程
•用调试寄存器执行硬件断点
•可在触发窗口设置复杂触发
•复杂触发可监控地址和周期类型
•单行汇编和反汇编
•跟踪窗口全面执行跟踪
•源码窗口可执行:go;halt;gotocursor;stepover/intocall
•源码窗口下能够设置和清除软硬件断点
•包括gnu-basedgdb源码级程序调试
•windowsceplatformbuilder和在windowsxp/xpewindbg内核级调试
•支持tcl./tk脚本语言的命令行接口
5、systemnavigatorforturbo186cores
systemnavigatortoolsforvautomationturbo186coreand
lantronixdstni-lx/dstni-exprocessors
低成本下,优秀的源码级调试工具。可选的图形化界面,直观方便。可通过usb或网口与主机通讯。
特点:
•控制cpu运行
•单步执行汇编指令
•无限的软件断点
•支持flash编程
•用调试寄存器执行硬件断点
•支持c或汇编语言
•源码窗口能够显示c语言或混合显示
•源码窗口可提供运行控制
•源码窗口能够设置或清除软硬件断点
•源码窗口允许选择全局或局部变量并增加到变量窗口中
•触发窗口可设置复杂触发
•标准tcl./tk脚本语言的命令行接口
6、systemnavigatorformips
systemnavigatortoolsfor
mipstechnologiesmips32™andmips64™cores

提供很多功能例如硬件触发器、跟踪逻辑分析在线仿真。
通过14针ejtag连接目标板,可通过网口、和usb.或并口连接主机,支持mdi源码级调试
软件断点
硬件事件识别
mips芯片包含可配置硬件断点的,可达到15个指令断点执行虚拟地址的识别。
只有当特殊事件被激活,所有的断点都可以禁止被asid打破的断点。触发事件可以用于跟踪的筛选。
灵活的内外部程序和数据的选择
跟踪可以在片上或片下捕获。内部跟踪深度可以从16到16k字节。当源码只有程序分支被存储
特点
利用oci技术调试
支持mips芯片
支持基于mipssde工具链的gun,mentor图形开发工具和xray以及voisoft
要求ejtag2.5或以上
标准的片上跟踪和离片跟踪
片上跟踪深度可达1m64bit字
实时的pc执行跟踪载入、存储地址,和数据跟踪
通过触发器可以切换跟踪状态
off-chiptraceupto64k64-bitwords
通过sdbbp指令可以无限制设置断点
单步执行汇编和c代码
读写全部cpu和cp0寄存器
支持mips标准的硬件断点
支持flash编程
支持多核
控制cpu运行
底层调试通过jtag功能
单线汇编和反汇编
支持tcl./tk脚本语言的命令行接口
包括mdi调试规范的2进制软件接口
源码级调试直观易用
7、navigatorideformips
eclipse-basednavigatordebuggeridefor
mipstechnologiesmips32™andmips64™cores
与eclipse兼容的图形化mips核开发调试环境
8、abriefsummaryofthebenefitsofmipspdtrace™
9、fs2systemnavigatorjtagprobes
10、mips®softwaretoolkit
mips®sdegnubasedtoolchain,mipssim(tm)instructionsetsimulator,
mips®dsplibraryandtechnicalsupport
11、systemnavigatorforcast8051
systemnavigatortoolsfor
cast8051synthesizablemicrocontrollercores
支持cpu:
(castr8051xc,r80515,r8051,c8051cores)
兼容开发环境:keilµvision3software
12、snav-ht80c51
systemnavigatortoolsforhandshakesolutions
ht80c51andht80c51mxclocklessmicrocontrollercores
支持cpu:ht80c51和ht80c51mx
兼容开发环境:keil系列
13、systemnavigatorformentorm8051ew
systemnavigatortoolsformentorm8051ew
synthesizablemicrocontrollercores
14、systemnavigatorforphilipslpc952
systemnavigatorfor
philipslpc952microcontroller
15、isa-jazzsystemanalyzer
in-targetsystemanalyzerforimprovsystemsjazzdspprocessorcores
theisa-jazzin-targetsystemanalyzerisdesignedtosupportthespecialfeaturesandintegratedperipheralsofthejazzprocessorfamily.itworkswiththeimprovsystemsjazzstandardtoolsuiteandprovidesajtaginterfacetothefamilydspprocessors.
theisa-jazzsystemanalyzersupportsjtag-baseddebuggingforimprovsystemsjazzcoreswithcool-jazzdebuggingextensions.itfeaturescompleteruncontroloveroneormorejazzdspprocessorcoresandenablesyoutoaccessandmodifyregisters,memory,andi/o.thejtagbasedprobeworkswiththeimprovsystemstoolsuitedebuggerforagraphicaluserinterface.thisprovidesapowerfulmulticoredebugtoolforjazzcoreswithadvancedfeaturesatacompetitiveprice.
keyfeatures
•read-writeallprocessorregisters,memory,andi/oports
•goandhaltprocessorruncontrol
•singlestepbyassemblyorcsourceinstruction
•sethardwareandsoftwarebreakpoints
•loadbinary,hex,s-recordsfileformats
•supportsmultiplejazzcoresonjtagchain
•supportsflashprogramming
•trigger-in/outsignals
•supportedbyjazzdebuggeranddevelopmenttoolsuite
16、isa-zsp500
in-targetsystemanalyzerforlsilogiczsp500dspcore
thein-targetsystemanalyzersupportsthelsilogiczsp™500synthesizabledspcore.tolearnmoreaboutthezsp500core,visitthewebsiteatwww.zsp.comthezsp500coreisavailablewithoptionalfs2on-chipinstrumentation(oci®)ipwithtraceandtriggeringfeaturesforfastersystemdebugandtesting.itprovidesuniqueperformanceanalysisfeaturesthatmakeiteasiertofindexecutionbottlenecksandimproveperformance.
thefs2systemanalyzerprobeconnectstothezsp500targetsystemusinga14-pinjtagconnectoror38-pinmictorcable(withoff-chiptracesystem).thesystemrunsonawindows®98/nt/2000/xppcoveranieee-1284epp/bi-directionalparallelport.
keyfeatures
•supportslsilogiczsp500dspcore
•featuresfs2on-chipinstrumentation(oci)technology
•on-chiptrace(standard),off-chiptrace,orboth
•supports24-bitaddressing
•real-timepcexecutiontrace
•load/storeaddresstrace
•detailedexecutionprofilingtracemodeformeasuringcpuresourceutilization
•point-to-pointtimingtoassistincodeperformanceoptimization
•tracecanbegatedon/offbyon-chiptriggers
•scalableinternaltracedepth
•externaltraceportwidthandspeedselectable
•maxtracedepth:on-chip1024x64-bitwords,off-chip64kx64-bitwords
•unlimitedsoftwarebreakpoints
•zsphardwarebreakpoints
•go,haltprocessorruncontrol
•read-writeallgeneralregistersandcontrolregisters
•supportsmultiplecoresandmixedrisc/dspdevelopment
•hostbinarysoftwareinterfaceadherestomdispecification
•command-lineinterfacewindowwithtclscripting

17、sitkadevelopmentboard
evaluationanddevelopmentboardforsynopsysdesignwarepciexpressip
thesitkadevelopmentandevaluationboardwasjointlydevelopedbysynopsysandfirstsiliconsolutionsforthesynopsysdesignwarepciexpressip.theboardfunctionsasastandardpcieadd-incardforsystemsrunningeitherthewindowsorlinuxoperatingsystems.
thesitkaboardcontainstwolargexilinxvirtex-4fpga'swhichallowyoutocombineyourdesignwiththedesignwarepciexpressipenablingyoutotestanddebugyourpciexpressapplicationinhardware.thefpga'ssupportpartitioningoflargedesignsbyproviding272i/opinsbetweenthetwofpga's.thesei/o'scanbeconfiguredforoperationupto1gpbspoint-to-pointtoprovidehighthroughputdatatransfersorgroupedintosetsofunidirectionalchannels.thefpga'sareconfiguredwithon-boardromthatcanholdtwoormoreconfigurationsdependingonthebitfilecompressionthatisused.
theboardenablestestingthedesignwarepciexpressipwithmultiplephysformaximumflexibilityinchoosingthephyforthefinaldesign.fortestingpurposes,youcanusethebuilt-infx60phyconnectingdirectlytospecificconnectorslikethepcieinterfaceandsatadrivesorthroughthe360-pinexpansionconnector.inadditiontousingthebuilt-infpgaphys,youcanusedaughtercardsconnectedtothesitkaboardviatwodifferentconnectorlocations,includingthepciexpressstandardpipe_c(phyinterfacepciexpressarchitectureconnector).thesiktaboardcanrunanycombinationoralloftheseinterfacessimultaneously.
thesitkaboard,whenusedinconjunctionwiththeindustrystandarddesignwarepciexpressipenablesfasterandeasierverificationofthedesigninhardware.
keyfeatures
•pciex8boardedgeconnector(adaptorsplugintoapciex1orx4pcslot)
•pciexpressphyinterfaceforpciexpressarchitectureconnector(pipe_c)enablesphytestingthroughaphydaughtercard
•pmainterfaceconnectorforusewithsynopsysphydaughtercards
•2satadriveconnectors
•2sfpconnectorsitesforgigabitethernet(gige)
•2xenpakconnectorsitesforxaui(adaptorsforadditionalsataorsfp)
•cupconnectorsfortipowersourcemodules
•2xilinxjtagconnectors,oneeachwiredtofx60andlx100forusingthechipscopeprodebugger
•xilinxxc4vfx60-10ff1152
•xilinxxc4vlx100-10ff1513
•3xcf32pconfigurableflashdevicesfor2selectablexilinximageloads
•2independentxilinx-approvedclocksourcesfortherocketio(pcieandsata)
•2clocksourcesforpmaphy'h'connectordaughtercard
•ledsforboarddiagnostics

isa-qmips
isa-eclipse
fs2systemanalyzersfor
quicklogic®quickmips™espfamilyand
eclipse™fpgadevices
isa-ez80
in-targetsystemanalyzerforzilogez80processorfamily
theisa-ez80in-targetsystemanalyzerisdesignedtosupportthespecialfeaturesandintegratedperipheralsoftheez80processorfamily.itsupportsthezilogdeveloperstudio(zds)andisintegratedwiththeiarembeddedworkbenchsoftwaretoolstomaximizeyourproductivity.
thesystemanalyzerfeaturescompleteruncontrolovertheez80processorandenablesyoutoaccessandmodifycpuregisters,memory,andi/o.fs2'son-chipinstrumentation(oci(tm))debugfeaturesbuilt-intothezilogprocessorsallowfs2toprovideapowerfuldebugtoolwithadvancedfeaturesatacompetitiveprice.
theisa-ez80debuggerhardwareiscontainedinacompactchassisthatconnectstothetargetsystemusinga14-pinjtagconnector.thesystemrunsonawindows®98/nt/2000pcoveranieee-1284epp/ecphigh-speedparallelportorusbport.thejtagtargetinterfaceandhigh-speedparallelhostintfaceprovidestypical8kbytes/sec.loadingspeedssoyouspendmoretimedebuggingthanwaitingforprogramstoload.agraphical,sourceleveldebuggerprogramprovidesanintuitive,easytouseinterfaceforusewiththezilogdeveloperstudio(zds)tools.thesystemcanalsobeusedwiththeiarembeddedworkbenchdebuggerinterface(soldseparately)forcompletecompatibilitywithiarsoftwaretools.
iarembeddedworkbenchinterface
iarwebsite
zilogwebsite

keyfeatures
•supportszilogez80l92,ez80f91,ez80f92,ez80f93,andotherprocessorswithavailablejtagdebuginterface
•read-writeallprocessorregisters,memory,andi/o
•goandhaltprocessorruncontrol
•tracewindowwithexecutedassemblyandsourcecode
•singlestepbyassemblyorcsourceinstruction
•unlimitedsoftwarebreakpoints
•loadbinary,hex,s-recordsorcoff(fromzds)andiarfileformats
•jtagtargetandeppparallelhostinterfaceforfasterloading
•flashprogrammingsupport
•4hardwareexecutionbreakpoints
•4zditriggersmonitoraddrss,addressranges,withoptiontobreakonanycycletype
•4additionaladvancedhardwaretriggersonaddress,datavalue,andcycletypes,withrangesandmaskingsupported
•trigger-in/outsignals
•singlelineassembleranddisassembler
•loadcodeanddebugsymbolsincludingcode,variables,andvariabletypes
•sourceleveldebugfromiarembeddedworkbenchinterface
•standalonesourcedebuginterface(gui)supportszdstools


flashprooemproductforactelproasicandproasicplusdevices

fpgaview™software
softwareforconfiguringanddebuggingalteraandxilinxfpgadeviceswithtektronixlogicanalyzers
thefpgaview™softwareisapcwindows-basedprogram



fs2busnavigator™
on-chipfs2busnavigator™solutionsforamba,ocp,
andsonicssiliconbackplanebussystems
thefs2busnavigator™isusedformonitoringsignalactivityandfordebuggingcomplexbus/systeminteractionsinsystem-on-chipdesigns.itallowstheusertocapturebusactivityinreal-timeanddisplaycriticalinformationforanalysisonahostpc.
thesystemconsistsofanon-chipinstrumentation(oci®)synthesizablelogicblock,ajtaghardwareprobe,andpcbasedsoftwareforcontrollingprobingandanalysis.theocipassivelycapturesbusactivity,buffersitusingon-chipram,andtransfersthecollecteddataoff-chipviaajtagporttotheexternaljtagprobe.thehostpccontrolsthetracecollectionprocessandprovidescapturedbushistorytotheuserwithaneasy-to-usegraphicalinterface.thesystemrunsonawindows®2000/xppcoverausb2.0oroptional10/100ethernetport.itprovidesacomprehensivedebugtoolforcomplexsocbusdesignsatacompetitiveprice.

keyfeatures
•capturesbusactivityinreal-time
•availableforamba,ocp,andsonicssiliconbackplanebuses
•capturesbussignalsandadditionaluser-definedinputsattachedtoothernodesinthesoc
•busclockmodetracestoressignalsoneveryclock
•bustransfermodealignsbustransfersandresponsephasesforsingleeventtriggeringusingcombinationsofaddress,data,andcontrol
•filteringofwaitandidlestatecyclesinbustransfermode
•tracestoragequalifiers;singlecycle,startorstoptraceonanytrigger,counter,andstatesequencercondition
•configurableforuserdefinednumberofmasters
•tracebufferstoresbuscyclesorbustransfersbasedonrammemorysize
•upto16userdefinedtriggersrecognizecombinationsof1,0,x,signalvalues
•sequentialeventmonitoringusingcascadabletriggerstates(2to16states)
•two32-biteventcounter/timers
•triggerconditionsincludebusanduserdefinedsignals,eventcounter/timervalue,andtriggerstate
•actionsincludetrigger,tracecontrol(start,stop,single),trigoutcontrol(pulse,assert,negate),countercontrol(increment,start,stop,clear),andgotostate
•triggerpositionvariablein1/512incrementsoftracedepth
•userdifinabletimestamprecordsdurationofeachtraceframefromthestartoftrace,displayableasabsoluteordeltatimes
•automatictraceclockfrequencymeasurementallowsdisplayingframedurationsineithernanosecondsorclocks
•multipleexternaltriggerin/outwithconfigurablelogiclevels
•easy-to-usegraphicalsoftwareinterfacewithstateviewsandwaveformviewsofdata
•symboliclookupandsignalvaluenamingsupportforeaseofviewingandanalysis
•optionalvcdformatexportforintegrationwithsimulationenvironments

cadenceemulationtoolssupport
integratinginstrumentationtoolsintosystem-levelverificationflows.thisisapowerpointpresentation.